Method for Detecting Memory Addressing Errors With a Modified ECC Algorithm
Original Publication Date: 1986-May-01
Included in the Prior Art Database: 2005-Mar-09
A technique is described whereby an error correcting code (ECC) algorithm is modified so as to detect addressing errors in computer memory modules. ECC algorithms provide a reliable means of detecting and correcting errors in data words as the data is being processed by a computer. The data is usually written into a random-access memory (RAM) unit and check bits are generated with syndrome exclusive ORs for the check bit patterns. A typical check bit pattern would be seven bits for a 32-bit data word which would be stored in memory. When the data word is later fetched, the check bits are generated again and compared with the check bits stored in memory. If a difference occurs during the comparison, the combination of check bits will point to the bit that is in error so as to perform a correction.