Browse Prior Art Database

Video Interface Circuit

IP.com Disclosure Number: IPCOM000060934D
Original Publication Date: 1986-Jun-01
Included in the Prior Art Database: 2005-Mar-09

Publishing Venue

IBM

Related People

Authors:
Persh, RB [+details]

Abstract

The figure illustrates a circuit which enables a microcomputer having limited speed and memory to convert high speed video signals into digital data signals. A video receiver 10 transmits an input signal generated by a camera to a sync circuit 12 and to a correction circuit 14. The sync circuit 12 generates a vertical sync signal and a horizontal sync signal. The correction circuit 14 utilizes the horizontal sync signal to generate a five-volt, ground-referenced video signal. The video signal is then transmitted to a sample and hold circuit 16 for storage therein. The vertical sync signal is logically combined with a master clock signal to produce a clock signal which enables a counter/latch circuit 18 to divide the video signal into a plurality of equal segments.