Browse Prior Art Database

CMOS Latch Circuit

IP.com Disclosure Number: IPCOM000061591D
Original Publication Date: 1986-Aug-01
Included in the Prior Art Database: 2005-Mar-09

Publishing Venue

IBM

Related People

Authors:
Erdelyi, CK Lang, KW [+details]

Abstract

A complementary metal oxide silicon (CMOS) latch circuit is described which internally opens and closes the feedback path and assures the down level, or "hold 0", condition. A high circuit density is realized, since connections and wiring to external feedback control circuitry are not required. In the figure, the basic latch circuit is formed by transistors T6, T7, T8, and T9. The feedback is through transistors T3 and T4. The latch is written through the transfer gates T1 and T2 from terminals D1 and D2, respectively, by taking set pulse C1 or C2 high, which simultaneously breaks the feedback path by turning off transistor T3 or T4. Breaking the feedback path makes the latch easier to write. When holding data, transistors T3 and T4 can maintain a good up level, but a down level or zero could be degraded.