Original Publication Date: 1986-Sep-01
Included in the Prior Art Database: 2005-Mar-09
An FET having features smaller than conventional photolithography permits can be fabricated by the following process. Referring to Fig. 1, a silicon wafer 10 has a gate silicon oxide layer 12, a polysilicon layer 14 and another silicon oxide layer 16 applied sequentially. A thick layer of photoresist is subsequently applied over silicon oxide layer 16 and exposed using conventional processes. The exposure and development parameters of the resist are chosen such that undercuts having width D are created. The base width W1 of the resist pedestal 18 is less than the width W2 at the top of the resist pedestal 18. Using wet or dry etch techniques, oxide layer 16 is etched using the resist pedestal 18 as a mask. Upon stripping the resist pedestal, a silicon oxide pad 20 having width W1 remains, as seen in Fig 2.