Browse Prior Art Database

Accordion Start-Stop Sequencer for a Variable Cycle Storage Controller

IP.com Disclosure Number: IPCOM000062091D
Original Publication Date: 1986-Oct-01
Included in the Prior Art Database: 2005-Mar-09

Publishing Venue

IBM

Related People

Authors:
Malmquist, CA Wilson, JD [+details]

Abstract

A memory implementation that offers variable-length data transfers requires its control signals to be active a length of time that corresponds to data transfer length. If only one sequencer is used in this situation, the decoding of states to turn the control signals on and off is different for each type of transfer, e.g., 4-byte, 8-byte, 16-byte, 24-byte or 32-byte. If two sequencers are used, the decoding needed to turn the controls on and off is the same for each transfer length. The benefits of this implementation are less decoding, less hardware and ease of change if the timing of memory interface changes. The two-sequencer implementation works as follows. As seen in the block diagram, when a memory bus grant 1 is given, the start sequencer 2 instructs the memory controls 3 to turn on in a fixed sequence.