Method for Very Flat Wafer Polishing
Original Publication Date: 1986-Nov-01
Included in the Prior Art Database: 2005-Mar-09
A process has been developed for manufacturing thin semiconductor wafers which are mechanically flat. The procedure results in flat polished Si wafers with a flatness maximum of 3 microns while eliminating residual saw marks.