Browse Prior Art Database

Single-Ended Pseudo-Clocked Cascode Voltage Switch Logic

IP.com Disclosure Number: IPCOM000063742D
Original Publication Date: 1985-Apr-01
Included in the Prior Art Database: 2005-Feb-18

Publishing Venue

IBM

Related People

Authors:
Griffin, W Heller, L Miersch, EF Wagner, OM [+details]

Abstract

The tree of a pseudo-clocked single-ended voltage switch requires a certain environment: 1. The inputs to a combinatorial logic must only be driven by latches or receivers, whose outputs are set to the down level in the precharge phase. 2. Within the combinatorial logic, no feedback path is allowed. 3. Each tree must have at least one input that forces the output to the down level, if the input itself is at the down level. According to these three rules, information to precharge the trees can be propagated to them starting from the latches or receivers through the dominant inputs. Precharge information simply is: Dominant input at the down level. This information is transformed into an electrical precharge operation by the circuit shown in the drawing. The dominant input is wired to transistors T1 and T2.