Browse Prior Art Database

Matched "Staircase" Power Bus For High Speed Latching Logic

IP.com Disclosure Number: IPCOM000066156D
Original Publication Date: 1979-Jan-01
Included in the Prior Art Database: 2005-Feb-19

Publishing Venue

IBM

Related People

Authors:
Gheewala, TR [+details]

Abstract

A matched power bus which incorporates Josephson junction devices is illustrated in the figure. The impedance of the power bus is increased in steps to match the load at every step. This increase eliminates reflections in the power bus at ultra-high AC power frequencies (e.g., 2 GHz).