Browse Prior Art Database

Cycle Selecting Delay Function For Dynamic Testing

IP.com Disclosure Number: IPCOM000066264D
Original Publication Date: 1979-Feb-01
Included in the Prior Art Database: 2005-Feb-19

Publishing Venue

IBM

Related People

Authors:
Hutson, DJ Villante, FJ [+details]

Abstract

Test systems for high speed logic require precisely timed pulses. The reason for this is that these systems must determine whether or not pulses from the logic under test arrive at specified times.