Direct Coupled Inverter
Original Publication Date: 1979-Feb-01
Included in the Prior Art Database: 2005-Feb-19
Two basic requirements of polarity-hold latch designs are that the latches be DC hazard free (independent of input rise and fall times) and glitchless (will not generate false output pulses). The design of the Clock Driver, which generates the signals controlling the latches, primarily determines if these two requirements are met.