Browse Prior Art Database

Frequently Used Data Flush Avoidance In Cache Backing Store

IP.com Disclosure Number: IPCOM000066571D
Original Publication Date: 1979-Mar-01
Included in the Prior Art Database: 2005-Feb-20

Publishing Venue

IBM

Related People

Authors:
Cheng, YP Schor, MI Wentzien, I [+details]

Abstract

The improvement comprises a method for minimizing the miss ratio in a storage subsystem comprising a first and second logical memory, and means responsive to single level addressing for accessing data from the aggregate of the memories. The data movement across the subsystem interface originates or terminates in the first memory. The accessing means replaces data in the first memory on a least recently used (LRU) basis with data in the second memory.