Simultaneous Unit and Zero Delay Mode Fault Simulation to Provide Decreasing Redundant Simulation of Gates in Arbitrary Sequential Circuits Fault Simulation
Original Publication Date: 1979-Mar-01
Included in the Prior Art Database: 2005-Feb-20
This article describes a method for fault simulation of arbitrary sequential networks, which avoids excess activity of blocks within combinatorial networks during simulation. The essence of this method is to do unit and zero delay mode simulation at the same time.