Browse Prior Art Database

Cache Bit Selection Circuit

IP.com Disclosure Number: IPCOM000067075D
Original Publication Date: 1979-Jun-01
Included in the Prior Art Database: 2005-Feb-20

Publishing Venue

IBM

Related People

Authors:
Knepper, RW [+details]

Abstract

The figure shows a sense amplifier/bit selection scheme which retains the high performance, linear, differential sense amplifier feature used in prior schemes, but eliminates the bit select circuit as a stage of delay in the access path to the cache random-access memory. The arrangement shown in the figure also eliminates the excessive power typically used in the bit select circuit.