Extended Virtual Addressability Mechanism
Original Publication Date: 1979-Sep-01
Included in the Prior Art Database: 2005-Feb-20
A mechanism is included in a computer system to provide direct addressability to any extended virtual address, where the extended virtual addressability exceeds the actual virtual addressability of the system. This supports improved storage allocation and integrity of a segmentbased addressing architecture.