Browse Prior Art Database

Bypass Selection Mechanism For Defective Chips

IP.com Disclosure Number: IPCOM000068051D
Original Publication Date: 1979-Nov-01
Included in the Prior Art Database: 2005-Feb-20

Publishing Venue

IBM

Related People

Authors:
Aichelmann, FJ [+details]

Abstract

A control technique for CCD (charge-coupled device) memories is described whereby loop address synchronization is achieved without a chip with a defective region having to be clocked at the select (fast) clock rate when an all good chip is substituted for it.