Automatic Priority Interrupt Mechanism for Multiple Address Spaces
Original Publication Date: 1978-Mar-01
Included in the Prior Art Database: 2005-Feb-20
A high-speed mechanism is provided for saving the state of a machine operating within multiple address spaces in a system, such as the IBM Series/1, which includes a central processing unit (CPU). Also, activation of an address space to handle the interrupt is included.