Browse Prior Art Database

Diagnostic Cycling of Control Store

IP.com Disclosure Number: IPCOM000068969D
Original Publication Date: 1978-Mar-01
Included in the Prior Art Database: 2005-Feb-20

Publishing Venue

IBM

Related People

Authors:
Hogan, SG [+details]

Abstract

The figure shows a data flow for a typical microprogrammed processor. A Reloadable Control Store (RCS) is addressed by a Control Store Address Register (CSAR). During normal operation, the RCS addresses are generated by conditions and controls from the processor. For certain maintenance functions, the RCS address can be generated from a Maintenance Register which is loaded from the Processor or a Service Processor (SVP). The CSAR values are recorded in a CSAR Buffer (BUF) along with other status information for each processor cycle. The CSAR BUF can be read out and displayed by the SVP.