Decode Addressing Circuit
Original Publication Date: 1978-Apr-01
Included in the Prior Art Database: 2005-Feb-20
This is a single stage, active pull-up, decode addressing circuit. The circuit has effectively only a single stage of delay, it has high fanout as a result of the active pull-up devices at the output, and it provides a high degree of buffering between the output devices and the circuit input.