Instruction Buffer Design
Original Publication Date: 1978-Apr-01
Included in the Prior Art Database: 2005-Feb-20
The present structure provides an instruction buffer for a data processor which is of significantly reduced size and has a significantly shortened data path time between the cache output and the instruction register input. This result is achieved through the use of large-scale integrated circuit chips.