Browse Prior Art Database

Automatic Generation of On Chip Electrical Circuit Simulation Models

IP.com Disclosure Number: IPCOM000069611D
Original Publication Date: 1978-May-01
Included in the Prior Art Database: 2005-Feb-21

Publishing Venue

IBM

Related People

Authors:
Newberry, S Russell, PJ [+details]

Abstract

This article describes the operation of the application program LKASTAP which forms part of the program for physical design verification of FET LSI chips described in the IBM Technical Disclosure Bulletin 20, 11A, 4606 (April 1978).