Browse Prior Art Database

# High Speed Parallel Digital Multiplier

IP.com Disclosure Number: IPCOM000091088D
Original Publication Date: 1969-Oct-01
Included in the Prior Art Database: 2005-Mar-05
Document File: 2 page(s) / 36K

IBM

## Related People

Caplener, HD: AUTHOR [+2]

## Abstract

This parallel digital multiplier is based on the algorithm xy = ›(x+y)/2/-(x-y)/2/|/4. The multiplier provides the product in five cycles. Operands x and y are resident in operand storage 1. On the first cycle, x and y are gated to the adder 3. The sum (x+y) is gated through gate 5 to B register 7 for temporary storage. Similarly, x and y are gated to adder 3. The sum (x-y) is gated via gate 5 to C register 9. On successive cycles, the sum and difference quantities in the B and C registers are gated via gates 11 and 13 to squarer 15 to form the quantities (x+y)/2/ and (x-y)/2/ respectively. These quantities are gated via gate 17 to be stored in registers 7 and 9 respectively. On the final cycle, the squared quantities are gated via gates 19 and 21 to adder 3 for subtraction.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 2

High Speed Parallel Digital Multiplier

This parallel digital multiplier is based on the algorithm xy = >(x+y)/2/-(x-y)/2/|/4. The multiplier provides the product in five cycles. Operands x and y are resident in operand storage 1. On the first cycle, x and y are gated to the adder 3. The sum (x+y) is gated through gate 5 to B register 7 for temporary storage. Similarly, x and y are gated to adder 3. The sum (x-y) is gated via gate 5 to C register 9. On successive cycles, the sum and difference quantities in the B and C registers are gated via gates 11 and 13 to squarer 15 to form the quantities (x+y)/2/ and (x-y)/2/ respectively.

These quantities are gated via gate 17 to be stored in registers 7 and 9 respectively. On the final cycle, the squared quantities are gated via gates 19 and 21 to adder 3 for subtraction. The output of adder 3 is gated via gate 23 to shifter 25 to divide the difference of the squared quantities by 4 and yield the product which is then stored in register 27.

1

Page 2 of 2

2