Data Bus Synchronization Mechanism
Original Publication Date: 1994-Jan-01
Included in the Prior Art Database: 2005-Mar-26
A method for synchronizing data received from one bus to another that has a much higher transfer rate is disclosed. The invention provides a mechanism to synchronize and stream data from a DRAM bus to a processor bus that runs several times faster.