Use of the SYNC Instruction to Synchronize Completion of Translation Look-aside Buffer Invalidate in a Multi-Processor System
Original Publication Date: 1994-May-01
Included in the Prior Art Database: 2005-Mar-27
Disclosed is a hardware solution for synchronization of Translation Look-aside Buffer (TLB) shoot down in a Symmetric Multi-Processor System (SMP). By using the SYNC instruction in conjunction with the TLB Invalidate (TLBI) instruction, a method is described to ensure translation coherency among all processors that are contained within the SMP environment.