Browse Prior Art Database

Automated Custom Register Design: FIPProjBldReg Disclosure Number: IPCOM000145416D
Original Publication Date: 2007-Jan-16
Included in the Prior Art Database: 2007-Jan-16
Document File: 1 page(s) / 52K

Publishing Venue



As microprocessors become more and more complex, there exists a huge demand for simplification of workload. This paper describes one such effort, in which the task of creating custom registers is simplified through automation.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 100% of the total text.

Page 1 of 1

Automated Custom Register Design : FIPProjBldReg

    The current methodology for custom register implementation in Cadence is an entirely manual process. There are three main parts to any cell; the schematic, the symbol and the layout. This tool eliminates the complication of symbol and schematic creation and calls upon other tools to quickly create the layout exactly how the designer would have. There are currently no other known solutions to automatically create a custom register.

    The manual methodology is very time consuming and leaves room for human error. Furthermore, the aspect of human error adds to the design creation time in fixing tedious errors. This tool eliminates all of the known problems with the manual method of creating custom registers.

    Below please see a comparison figure between the current register creation versus the new tool register creation process.

As can be seen by this diagram, the automated process is much less time consuming than the current process. This new methodology shows great added value to the design process and has proven to be useful for register design in high end mainframe processor design.


[This page contains 1 picture or other non-text object]