Browse Prior Art Database

Method and System for Hardware Object Modeling using Smart Rule Objects Disclosure Number: IPCOM000193811D
Publication Date: 2010-Mar-09
Document File: 1 page(s) / 24K

Publishing Venue

The Prior Art Database


Disclosed is a method and system for modeling hardware objects in server computer firmware using smart rule objects. Smart rule objects contain a set of rules used to create and set attributes for these hardware objects to function.

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 81% of the total text.

Page 1 of 1

Method and System for Hardware Object Modeling using Smart Rule Objects

Smart rule objects are implemented to describe both system dependent and independent architecture and connections. When a flash image is built for a system, smart rule objects can be compiled in or out to model the specific system hardware. These smart rule objects are created and stored in heap memory and have very small memory footprint with very fast access time.

Smart Rule Objects are composed of meta data and configuration data. Both meta and configuration data define the maximum system configuration for a specific system hardware platform. The actual physical hardware is determined during the Initial Program Load (IPL) to create Hardware Object Model structure.

Meta Data describes and defines the structure of configuration data. Meta data consists of hardware implementation and attributes for system, drawer, card, chip, and other objects that make up of Hardware Object Model structure. Meta data consists of:

Drawer: attributes and characteristics of a drawer or hardware node
Cards: attributes and characteristics of cards within a drawer or hardware node Chips: attributes, characteristics, and access information of the chips
Chip engineering data: information about the specific chips
DMA path: Direct Memory Access paths between the Service Processor and the various Processors
Domain: a group of similar functional hardware entities such as memory and IO controllers
Group: a logical division of...