Browse Prior Art Database

Method for Improvement of Wiring Strength in Flexible Circuit Assemblies Disclosure Number: IPCOM000197938D
Publication Date: 2010-Jul-22
Document File: 4 page(s) / 259K

Publishing Venue

The Prior Art Database


Disclosed is a method for improvement of wiring strength in flexible circuit assemblies.

This text was extracted from a PDF file.
At least one non-text object (such as an image or picture) has been suppressed.
This is the abbreviated version, containing approximately 59% of the total text.

Page 1 of 4

Ȉˇ ˄˙˙ ˙

Ȉˇ ˄˙˙ ˙ Ȉˇ ˄˙˙ ˙

Flexible circuit assemblies, by nature, are designed to allow the circuit to flex and bend in the 'z' direction, if the traces run in the x-y plane. However, as wiring densities increase, the trace thicknesses are getting increasingly thinner in all dimensions. This creates a less mechanically robust interface at the trace-to-via junction.

The trace-to-via junction is a surface discontinuity, and the traditional design of this

junction is a

       90-degree angle as indicated below. This creates a mechanical stress riser at the 90-degree angle. It has been proven (and is supported theoretically) that cracks in the wiring layers originate at this junction. A mechanical stress riser exists when a geometry exhibits a sharp transition, such as a corner, fold, or crack. Corners and folds lead to cracks (for stress relief) and cracks themselves are stress risers and lend themselves easily to crack propagation [1,

    This disclosure offers a solution to this stress riser by changing the geometry of the trace-to-via junction. It has been demonstrated with this enhancement to the trace to via junction, cracks, and thus electrical discontinuities, are greatly reduced. Even with the assembly exposed to thermo-mechanical stresses, cracks do not originate and propagate (see Figure 1).

˝ ˛ ˚ ~

    This disclosure addresses the stress riser of the trace-to-via interface by altering the geometry of the interface.

As shown in Figure 2, change artwork to widen via to 2-D "delta" at via interface.


[This page contains 1 picture or other non-text object]

Page 2 of 4

˝ ˛ ˚ ~ !

    As shown in Figure 3, add plating feature to trace at via during laminating/pressing process.

˝ ˛ ˚ ~ "

    As shown in Figures 4a and 4b, "fatten" trace to via interface in x-y-z direction throug...