Dismiss
We will be performing system updates on Sunday, July 21st, from 9-noon ET. You may experience brief service interruptions during that time.
Browse Prior Art Database

Automated Electrical Validation of Microprocessor and Shared Memory Subsystem

IP.com Disclosure Number: IPCOM000238081D
Publication Date: 2014-Jul-31
Document File: 6 page(s) / 289K

Publishing Venue

The IP.com Prior Art Database

Abstract

A memory validation test environment that uses the underlying cache architecture for all caches in the memory subsystem hierarchy of a microprocessor system is presented. Tests are run from the main microprocessor(s) and use an algorithm for driving controlled data traffic on the local bus as well as the interconnect. Since the tests are runs from the main microprocessor(s), we are able to stress various code paths such as load store and invalidate queues where timing constraints may make a lot of difference at non-nominal physical and electrical conditions. To enhance the possibility of hitting faults sooner and easily, we use a mix of various kinds of memory patterns as input vectors, some random and some static, the static ones being derived from the performance modeling of various memory fault models.