Browse Prior Art Database

Low Latency Level Translation Technique for High Performance Systems

IP.com Disclosure Number: IPCOM000239309D
Publication Date: 2014-Oct-28

Publishing Venue

The IP.com Prior Art Database

Abstract

Disclosed is a method to use a level shifter to determine the power rail for which the driving logic should be connected, instead of using it for actual signal transition.