Surety is performing system maintenance this weekend. Electronic date stamps on new Prior Art Database disclosures may be delayed.
Browse Prior Art Database

Flipchip PoP with Laser Direct Structuring (LDS)

IP.com Disclosure Number: IPCOM000247933D
Publication Date: 2016-Oct-12
Document File: 6 page(s) / 456K

Publishing Venue

The IP.com Prior Art Database

This text was extracted from a PDF file.
This is the abbreviated version, containing approximately 27% of the total text.

Page 01 of 6

Flipchip PoP with Laser Direct Structuring (LDS)


Various Package-on-package (PoP) structures have been developed for many applications, such as hand phones and other portable devices in which the circuit board space is limited. The PoP technology faces a major challenge of reducing the interconnect pitch between the top package and the bottom package. The bus width between the top and the bottom packages increases continuously, but the interconnect pitch between the top and the bottom substrates can only accommodate a certain number of signals. The molded-embedded PoP (MeP) technology has been raised to solve the small-pitch requirement. In the MeP structure shown in Fig. 1, an additional interposer may be included on the bottom package. The additional interposer can redistribute signals to accommodate signals to and from the dies in the top package. In Fig. 1, copper core solder balls (CCSB) are embedded after molding and adopted as interconnects with the bottom portion connected to the laminate substrate and the top portion connected to the laminate interposer.

Fig. 1 A Molded-embedded PoP (MeP) structure with a laminate interposer on the bottom package

The technology of Flip Chip Package-on-Package (PoP) Multi Level Package (fcPoP-MLP) structure is further developed as shown in Fig.2. The solder balls in direct contact with the top surface of the bottom package and those in direct contact with the bottom surface of the top package provide electrically conductive pathways and mechanical supports to the assemblies. As shown in Fig. 2, a die is located on a laminate substrate in a flip chip style and encapsulated in the bottom package. The bottom package can be further mounted to PCB in a BGA method through the solder balls below the laminate substrate. A substrate interposer is included as a structural component on the bottom package. A top package or multi packages can be stacked on the substrate interposer, and thus electrically and thermally connected through the substrate interposer, the stacked solder balls, the laminate substrate and finally to the PCB in Fig. 2. Furthermore, in order to solve the weak structural problem, copper pillars are formed in Fig. 3 to replace the soft solder balls in direct with the substrate.

Fig. 2 Flip Chip PoP Multi Level Package (fcPoP-MLP) structure with an interposer and solder balls

Page 02 of 6

Flipchip PoP with Laser Direct Structuring (LDS)

Fig. 3 Flip Chip PoP Multi Level Package (fcPoP-MLP) structure with solder balls and copper pillars

However, the conventional PoP technologies of various structures face a common challenge related to the interposer attach capability such as the fine pitch required, expensive vertical interconnect materials used, and other issues like non-wetting, and excessive solder collapse and bridging. In addition, it causes additional treatment and material costs for the interposer attaching process.


Based on the Laser Direct Structuring (...