Dismiss
InnovationQ will be updated on Sunday, September 22, from 10am-noon ET. You may experience brief service interruptions during that time.

Month of March 2009 - Page Number 12

Showing 111 - 120 of 915 from March 2009
Browse Prior Art Database
  1. 111.
    Clock balancing is an extremely important task during IC design, which influence die size, power consumption and available operation frequency. It was found, that clock balancing considerations may vary, depending on the temperature and supply voltage. In order to face such non-constant operating environment, a novel...
    IPCOM000181100D | 2009-Mar-26
  2. 112.
    Described is a structure consisting of carbon nanotubes 'threaded' through an opening in electronic packaging, and then plated to form a mechanically sound electrical interconnection between or through electronic circuits. The structure in this article is described as an interposer, or connector, to be placed...
    IPCOM000181097D | Original Publication Date: 2009-Mar-26
  3. 113.
    Described is a technique for detection of fragmented clock domains. Statistical methods are applied to detect clocked elements which are not grouped with the majority of the elements in the domain.
    IPCOM000181096D | Original Publication Date: 2009-Mar-26
  4. 114.
    Described is an approach to modeling wiring congestion caused by high-fanout clock nets.
    IPCOM000181095D | Original Publication Date: 2009-Mar-26
  5. 115.
    Described are enhancements to a timing assertion generation tool to use actual pin locations in a hierarchical design as an input to generation of arrival and required times.
    IPCOM000181094D | Original Publication Date: 2009-Mar-26
  6. 116.
    This disclosure describes a method of prioritizing wire usage based on required speed. A metric, picosecond-per-millimeter-required, is calculated for each net and used for prioritization.
    IPCOM000181093D | Original Publication Date: 2009-Mar-26
  7. 117.
    This disclosure describes a method of planning the routes for global interconnect on an ASIC using buffer pinning along routes planned by a global routing tool.
    IPCOM000181092D | Original Publication Date: 2009-Mar-26
  8. 118.
    IPCOM000181091D | 2009-Mar-26
  9. 119.
    ID868495
    IPCOM000181087D | 2009-Mar-26
  10. 120.
    IPCOM000181084D | Original Publication Date: 2009-Mar-26